We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 2f600b9 commit 2f7a064Copy full SHA for 2f7a064
content/posts/Vivek_Kumar_GSoC2025_FinalReport.md
@@ -1,5 +1,5 @@
1
---
2
-title: "Enhanced Verilog Support & Stability: GSoC 2025 Final Report |Project 5|"
+title: "Enhanced Verilog Support & Stability: GSoC 2025 Final Report"
3
date: 2025-08-31T14:04:00+05:30
4
author: Vivek Kumar Ray
5
type: post
0 commit comments