Skip to content
This repository was archived by the owner on Nov 4, 2021. It is now read-only.
This repository was archived by the owner on Nov 4, 2021. It is now read-only.

Add verible (Verilog + SystemVerilog) code formatter + linter #54

@mithro

Description

@mithro

Having a HDL code formatter (similar to clang-format) included in the tools would be nice, one such tool is Verible from Google. Seeing how to nicely format HDL code is useful for a beginner :-) -- Verible also does linting.

Verible is already /mostly/ statically linked and provides release on every commit (see https://github.com/google/verible/releases) and the binary is only ~5mb or less.

One problem is that Windows / Mac OS X support is currently lacking (which could be easy to fix by someone who knows about portability?) and it uses Bazel to build (being a Google project).

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions