Skip to content

Commit ed72daf

Browse files
Qualcomm AI Engine Direct - supprot SA8255 (#15689)
### Summary - add soc SA8255 ### Test plan `python -m examples.qualcomm.scripts.deeplab_v3 -b build-android -m SA8255 --compile_only --download` push necessary files on the target ``` export BASEDIR=/data/local/tmp/et/ adb shell "cd ${BASEDIR} \ && export ADSP_LIBRARY_PATH=\"${BASEDIR};/vendor/lib/rfsa/adsp;/vendor/lib64;\" \ && export LD_LIBRARY_PATH=${BASEDIR}:/vendor/lib64/ \ && ./qnn_executor_runner --model_path ./dl3_qnn_q8.pte" ``` --------- Co-authored-by: Tadayuki OKADA <[email protected]>
1 parent b9751b1 commit ed72daf

File tree

4 files changed

+6
-0
lines changed

4 files changed

+6
-0
lines changed

backends/qualcomm/README.md

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -22,6 +22,7 @@ Please check `generate_qnn_executorch_compiler_spec()` in
2222
- Snapdragon 8 Gen 3
2323
- Snapdragon 8 Elite
2424
- SA8295
25+
- SA8255
2526
- SSG2115P
2627
- SSG2125P
2728
- SXR1230P

backends/qualcomm/serialization/qc_compiler_spec.fbs

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -46,6 +46,7 @@ enum QcomChipset: int {
4646
SXR2330P = 75,
4747
QCS9100 = 77,
4848
SAR2230P = 95,
49+
SA8255 = 52,
4950
}
5051

5152
/// Indicate the information of the specified SoC.

backends/qualcomm/serialization/qc_schema.py

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -52,6 +52,7 @@ class QcomChipset(IntEnum):
5252
SXR2330P = 75 # v79
5353
QCS9100 = 77 # v73
5454
SAR2230P = 95 # v81
55+
SA8255 = 52 # v73
5556

5657

5758
@dataclass
@@ -65,6 +66,7 @@ class SocInfo:
6566
QcomChipset.SM8450: SocInfo(QcomChipset.SM8450, HtpInfo(HtpArch.V69, 8)),
6667
QcomChipset.SM8475: SocInfo(QcomChipset.SM8475, HtpInfo(HtpArch.V69, 8)),
6768
QcomChipset.SM8550: SocInfo(QcomChipset.SM8550, HtpInfo(HtpArch.V73, 8)),
69+
QcomChipset.SA8255: SocInfo(QcomChipset.SA8255, HtpInfo(HtpArch.V73, 8)),
6870
QcomChipset.SM8650: SocInfo(QcomChipset.SM8650, HtpInfo(HtpArch.V75, 8)),
6971
QcomChipset.SM8750: SocInfo(QcomChipset.SM8750, HtpInfo(HtpArch.V79, 8)),
7072
QcomChipset.SSG2115P: SocInfo(QcomChipset.SSG2115P, HtpInfo(HtpArch.V73, 2)),

backends/qualcomm/utils/utils.py

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1092,6 +1092,7 @@ def get_soc_to_arch_map():
10921092
"SM8450": HtpArch.V69,
10931093
"SM8475": HtpArch.V69,
10941094
"SM8550": HtpArch.V73,
1095+
"SA8255": HtpArch.V73,
10951096
"SM8650": HtpArch.V75,
10961097
"SM8750": HtpArch.V79,
10971098
"SSG2115P": HtpArch.V73,
@@ -1110,6 +1111,7 @@ def get_soc_to_chipset_map():
11101111
"SM8450": QcomChipset.SM8450,
11111112
"SM8475": QcomChipset.SM8475,
11121113
"SM8550": QcomChipset.SM8550,
1114+
"SA8255": QcomChipset.SA8255,
11131115
"SM8650": QcomChipset.SM8650,
11141116
"SM8750": QcomChipset.SM8750,
11151117
"SSG2115P": QcomChipset.SSG2115P,

0 commit comments

Comments
 (0)