Skip to content
Change the repository type filter

All

    Repositories list

    • High Assurance Cryptography
      Makefile
      23230Updated Dec 11, 2025Dec 11, 2025
    • riscv-cheri

      Public
      This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory protection and scalable compartmentalization.
      TeX
      4291293Updated Dec 11, 2025Dec 11, 2025
    • RISC-V Architecture Profiles
      Makefile
      46168203Updated Dec 11, 2025Dec 11, 2025
    • riscv-debug-spec

      Public
      Working Draft of the RISC-V Debug Specification Standard
      Python
      995017216Updated Dec 11, 2025Dec 11, 2025
    • riscv-b

      Public
      "B" extension - that represents the collection of the Zba, Zbb, and Zbs extensions
      Makefile
      51001Updated Dec 11, 2025Dec 11, 2025
    • Documentation developer guide
      TeX
      3911983Updated Dec 11, 2025Dec 11, 2025
    • Makefile
      610170Updated Dec 11, 2025Dec 11, 2025
    • Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
      Makefile
      5228353Updated Dec 11, 2025Dec 11, 2025
    • Obviating Memory-Management Instructions after Marking PTEs Valid (Svvptc)
      Makefile
      5501Updated Dec 11, 2025Dec 11, 2025
    • This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant security use cases e.g. confidential-computing, trusted platform services, fault isolation and so on.
      Makefile
      226452Updated Dec 11, 2025Dec 11, 2025
    • riscv-isa-manual

      Public
      RISC-V Instruction Set Manual
      TeX
      7794.4k4321Updated Dec 11, 2025Dec 11, 2025
    • Define 2 new extensions to, along with Zihpm and Sscofpmf, enable event and instruction sampling with precise attribution.
      Makefile
      3432Updated Dec 11, 2025Dec 11, 2025
    • RISC-V Self-hosted Trace Development Repositoty
      TeX
      779231Updated Dec 11, 2025Dec 11, 2025
    • RISC-V Speculation Barrier
      Makefile
      1101Updated Dec 11, 2025Dec 11, 2025
    • riscv-cfi

      Public
      This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. and Unpriv. specifications at https://github.com/riscv/riscv-isa-manual
      Makefile
      249301Updated Dec 11, 2025Dec 11, 2025
    • Ruby
      244501Updated Dec 11, 2025Dec 11, 2025
    • GitHub repository for the Functional Safety SIG Whitepaper Development
      TeX
      8611Updated Dec 11, 2025Dec 11, 2025
    • RISC-V Performance Events Specification
      Makefile
      710113Updated Dec 10, 2025Dec 10, 2025
    • RISC-V Opcodes
      Python
      3478162827Updated Dec 10, 2025Dec 10, 2025
    • docs-spec-template

      Public template
      Makefile
      263513Updated Dec 10, 2025Dec 10, 2025
    • OpenEmbedded/Yocto layer for RISC-V Architecture
      BitBake
      162409204Updated Dec 10, 2025Dec 10, 2025
    • Sail RISC-V model
      Sail
      23663612081Updated Dec 10, 2025Dec 10, 2025
    • The Zabha extension provides support for byte and halfword atomic memory operations.
      Makefile
      91101Updated Dec 10, 2025Dec 10, 2025
    • The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by an hart, address matching, encoding of permissions, exceptions for access violation, and support for virtualization.
      TeX
      142110Updated Dec 9, 2025Dec 9, 2025
    • RISC-V Integer Vector Absolute Difference
      TeX
      779101Updated Dec 8, 2025Dec 8, 2025
    • A base container image populated with the dependencies to build the RISC-V Documentation.
      101803Updated Dec 8, 2025Dec 8, 2025
    • This task group will propose ISA extension(s) and non-ISA hardware and software interop interfaces to enable routine reuse and composition of a subcategory of custom extensions called composable extensions.
      Makefile
      41111Updated Dec 5, 2025Dec 5, 2025
    • HTML
      5161Updated Dec 4, 2025Dec 4, 2025
    • riscv-worlds

      Public
      RISC-V Worlds provides isolation in a hardware platform by constraining access to system physical addresses.
      TeX
      779990Updated Dec 4, 2025Dec 4, 2025
    • RISC-V Memory Protection for Hypervisor
      TeX
      779000Updated Nov 14, 2025Nov 14, 2025