Change the repository type filter
All
Repositories list
64 repositories
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory protection and scalable compartmentalization.
riscv-profiles
Publicriscv-b
Publicdocs-dev-guide
Publicriscv-glossary
Publicriscv-fast-interrupt
Publicriscv-svvptc
Publicriscv-smmtt
PublicThis specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant security use cases e.g. confidential-computing, trusted platform services, fault isolation and so on.self-hosted-trace
Publicriscv-spec-barrier
Publicriscv-cfi
PublicThis specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. and Unpriv. specifications at https://github.com/riscv/riscv-isa-manualdocs-resources
Publicriscv-performance-events
Publicriscv-opcodes
Publicdocs-spec-template
Public templatemeta-riscv
PublicOpenEmbedded/Yocto layer for RISC-V Architecturesail-riscv
Publicriscv-zabha
Publicriscv-spmp
PublicThe repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by an hart, address matching, encoding of permissions, exceptions for access violation, and support for virtualization.- This task group will propose ISA extension(s) and non-ISA hardware and software interop interfaces to enable routine reuse and composition of a subcategory of custom extensions called composable extensions.
developer.riscv.org
Public