-
Notifications
You must be signed in to change notification settings - Fork 2
Add TTBR values to TLB results #35
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
base: optimization/promise-first
Are you sure you want to change the base?
Conversation
9f1f977 to
b898dc2
Compare
0232e0f to
ea71c6d
Compare
1e9a319 to
7f3f7f9
Compare
ea71c6d to
c59893f
Compare
4af0adb to
984fc1b
Compare
c59893f to
49a85b0
Compare
984fc1b to
d1798c9
Compare
49a85b0 to
f78affb
Compare
ed82e3e to
962f50e
Compare
f78affb to
c4ed3ec
Compare
tperami
left a comment
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
We need to review some semantics about the register lists and the trs lifetime, but apart from that this is very good, thanks!
769b651 to
80b7aad
Compare
a8da16f to
5049e6f
Compare
533182a to
53d1c39
Compare
5049e6f to
9e628cc
Compare
tperami
left a comment
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
This is good to go when the comments are addressed, but I'll wait until 2 Dec to merge. Also, the commit message should mention that is not only adding TTBR in TLB support but also fixing support for upper/lower range stuff.
9e628cc to
b0a7879
Compare
run_reg_readnow branches when the implicit register reads occur during the translation. The base address of the page table walk in the ISA is read from the TLB in the memory model.Entry.is_upperto calculateprefix_to_va